I. INTRODUCTION
The stuck-open fault is a failure mechanism associated with loss of charge transfer capability in one or more of the transistors in a CMOS IC logic circuit. This fault causes a high impedance state at the output node for at least one logic state and in such cases the node voltage is assumed to be that of the previous logic state. example, consider the 2-NOR shown in Fig. 1 which has an open circuit in the drain connection of nchannel transistor MN2. Input condition AB -01 produces inactivation of MN1 and activation of transistor MN2, but the open circuit prevents active pull-down of the output node. For this condition the output node is in a high impedance state, which may allow the output voltage to remain at the voltage of the previous logic state for some period of time. For this reason, the CMOS stuckopen fault is sometimes referred to as a "memory" fault. As will be shown and discussed later, the occurrence and retention characteristics of memory effects due to stuck-open faults are very dependent upon the electrical characteristics of the defective logic circuit, which can depend upon its local physical structure. 
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METHODS AND RESULTS
The SA3002 is a 2K x 8 fully static CMOS ROM designed by Sandia, which is functionally equivalent to the Intel 8355. The address decoders use the seven least significant bits for row selection and the four most significant bits for column select. Normally, at the beginning of each access cycle, all row decoders are disabled, all bitlines are precharged high, and the 11-bit address is latched on the chip. At the end of the precharge, only one row (wordline), consistent with the latched address, should become active. Under certain conditions, the stuck-open defects described below prevented faulty row decoders from being disabled once they were turned on. other conditions, the stuck-open defects allowed the faulty row decoders to drift into the enabled state. Sometimes this caused one row of memory array transistors to remain on during the bit-line precharge or allowed two rows to be on at the same time following precharge.
Under
The first failure condition of IC A was incorrect data from the ROM for certain address sequences. The first failure condition for IC B was occasional high IDDQ following powerup. The measurements that were taken on IC A and IC B are described below.
Measurements on IC A
The stuck-open fault in IC A was caused by the absence of a 10 um section of metal in the decoder circuitry for memory row 25. Figures 2(a,b) show the normal metal pattern and the defective metal patterning that caused the stuck-open failure mode. The metal is completely missing in a 10 um long section on top of polysilicon (and intermediate oxide) that ends abruptly at the edges of the polysilicon. die from the same wafer lot did not have this defect and no defects were found in the mask. It is believed that the photoresist failed to adhere in this region, resulting in removal of this section of metal during reactive ion etching (RIE) patterning.
Other

Fig. 2(a).
Voltage contrast SEM picture of a ROM row decoder 2-NOR circuit showing a normal drain connection. occurred on the defective 2-NOR gate is indicated.
The section where missing metal state voltage at node C during the high impedance state was obtained by placing a second metal probe down at node C and measuring a voltage transfer curve for the 2-NAND gate. voltage of the floating node was then determined from the transfer curve to be 5.5 V (i.e., approximately VDD/2). was above the input switching threshold of the 2-NAND, but not high enough to cut off the p-MOSFET. caused a steady state IDDQ of 2 mA.
Fig . 5 shows the timing response when node C was precharged to a logic high of 11 V (AB -00) prior to putting it in the high impedance state (AB -10). VNAND node voltage increased slightly from 0 V to about 0.4 V while iDD increased from 147 nA to about 2 mA. Therefore, it appears that when node C is put in the high impedance state it always drifts to a value near half of the power supply voltage regardless of its initial state. AB -00 state was set from t -0 to 12 s and the AB -10 state (high impedance state) was set from t -12 to 120 s.
The
Beasurements on IC & The stuck-open faults in IC B were caused by failure of metal to cover the topographical steps at three locations in the 2-NOR gates of the decoder section of the ROM. Fig. 6 shows a SEM photograph of one of these metallization defects. These open circuits occurred where the metal for the 2-NOR gate nchannel drain connection steps over both the polysilicon and field oxide. error, these steps were coincident, creating very steep topography that was not covered well by the metallization. The timing response of the 2-NAND gate (Fig. 3 ) is shown in Fig. 7 (a) when node C was precharged to 0 V. A curve for iDD is not shown on this figure due to inadvertent electrical damage of an input protection diode which prevented the display of the correct IDDQ data. Fig. 7(b) shows the voltage response of the 2-NAND gate when node C was precharged high to 11 V. the 2-NAND gate to a floating node input are nearly identical to that obtained for IC A even though the structural geometries of the defects are quite different.
The voltage responses of [15, 16] . The floating nodes for both types of defects reported here attained a value of approximately 5.5 V, which was near one-half of VDD. Because the 2-NAND input switching threshold was below 5.5 V, the output of the 2-NAND for both IC A and IC B was a weak logic zero value of about 0.4 V. An examination of the area and bias conditions of the p-channel and n-channel transistor . It was noted in these experiments that the probability of detecting stuck-open faults detection fell rapidly as the stuck-at fault coverage fell below 95%. Timoc, et al., compared stuck-open and stuck-at fault coverage for an 8-bit CMOS microprocessor by applying 512K test vectors from a weighted pseudorandom binary sequence (PRBS) generator [17] . The stuck-at fault coverage was from 95.5% to 98.4%, depending upon the particular weights applied to the PRBS. In all experiments, the stuck-open fault coverage was about 10% lower than the stuck-at fault coverage. In a different experiment, Timoc, et al., reported that an exhaustive test pattern (a binary up-count) detected only 40% of the stuckopen faults in a 4- 16 decoder [la] . This evidence suggests that randomness in the stuck-at fault test vector set improves stuck-open fault coverage.
One experiment Javout Modification to Reduce Stuck-oDen Faulta approach to reducing the probability that stuckopen faults will occur is to implement alternate manufacturing and design techniques. Fabrication processes can be developed to reduce the likelihood of open interconnections due to poor coverage over steps, stress voiding, electromigration, or mask particle defects (19, 201 . Another technique to consider is alternate layout styles that replace the drain metal interconnect material with either diffusion or polysilicon material [21, 13, 22] . The An
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intent is to use conducting material that has a lower probability of an open circuit. Koeppe demonstrated a CMOS circuit layout using a ring geometry for the drain interconnect diffusion material [21] . This layout typically caused a 2% degradation in propagation delay and had no area overhead. Studies remain to be done for larger circuits that use such layout techniques to reduce stuck-open failure rates. It should be noted that although poor step coverage, stress voiding, and electromigration concerns may possibly be eliminated, open circuits may still occur due to random defects such as particles on masks or in photoresist.
Another layout technique for reducing the probability of stuck-open faults is shown in Fig.  8 . This figure shows a conventional layout for a 2-NAND gate in Sandia's 3 micron, radiationhardened CMOS technology. The transistor sources are connected to the power supply lines with wider than minimum metal lines. The substrate and p-well contacts at the ends of the metal source lines make contact through a larger contact that simultaneously connects with the diffusion regions and substrate/p-well.
probability that an open circuit will occur, and the substrate/p-well ties assure a parallel path from the ransistor source regions to VDD/VSS even if opens occur in the metal supply lines. When sources are supplied only through substrate/p-well contacts due to an open circuit in the metallization, some switching time degradation may occur, but unless the failure occurs in a critical path, the increase in propagation delay will be small (211 and the circuit will probably function normally.
Notice also that the transistor drain connections in Fig. 8 use wider than minimum metal. The principle here is to make the transistor interconnect lines as wide as possible without affecting performance and layout area. Too often these lines are minimum width for no good reason. feature size technologies which do not use guard bands, putting substrate/p-well ties in the sources becomes impractical because they will significantly reduce the effective transistor widths. However, using wide metal for internal connections within a gate usually has no adverse effects on performance or size but reduces the probability of open metal and stuck-open faults.
Stuck-oDen Fault Detection bv IDDQ The measurement of ID^ is a very sensitive technique for detection of defects in CMOS ICs [23] [24] [25] 13, 14, 26] . 
